Understanding High-Speed SerDes Layout
December 7, 2025
A deep dive into the challenges of 2nm technology nodes and parasitic extraction.
Read Article →
Engineering Notes
Documenting the journey in Analog Layout, VLSI, and High-Speed SerDes design.